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Abstract Carbon nanotube is predicted as the 
most promising carbon nanostructure for 
future digital electronic application due to its 
superior electrical characteristics. One of the 
examples is the employment of CNT in field-
effect transistor. Carbon nanotube field-effect 
transistors (CNFET) are extensively studied 
as a possible replacement for silicon 
MOSFET. Simulation study of ballistic 
transport of CNFET is carried out in this 
paper as a mean to measure performance 
limit of this device. I-V characteristic of 
ballistic CNFET is simulated through 
MATLAB program using surface-potential-
based model. The simulation result is 
presented and then compared with current 
silicon transistor technology. It is found that 
CNFET is comparable to silicon MOSFET. 
I. INTRODUCTION 
SCALING process of MOSFET over several 
decades is seen as a successful achievement but 
the process will eventually reach its limit in 
future. Although the size of present day 
MOSFET is reaching nanometre scale, but other 
new nanoelectronic devices have been suggested 
to replace MOSFET as the heart of digital 
applications in the future [1]. Among the 
nanoelectronic devices that are being developed 
includes single-electron transistors (SET), 
resonant tunnelling devices (RTD) and carbon 
nanotube field-effect transistor (CNFET). These 
devices are not only offering smaller size in 
device geometry but are also superior in terms of 
device performance [2]. For example, SET has 
the scalability in semiconductor current and high 
potential in memoiy density [3] whereas RTD 
provides multi-state switching behaviour [4]. 
Nevertheless, carbon nanotubes (CNT) are 
considered as the most promising carbon 
nanostructures material in realising the 
nanoelectronic transistors which was discovered 
by Sumio Iijima in 1991 [5]. 
CNT are hollow cylinders that composed of 
one or more concentric layers of carbon atoms in 
lattice arrangement. The structure of CNT can be 
viewed as a sheet of graphite rolled to form a 
tube and the bond at the end of sheet forms the 
close of the tube [6]. Depending on its chirality 
(rolling direction), CNT can have either 
semiconducting or metallic behaviour. 
Semiconducting CNT have gained attraction 
since the first demonstration of its application in 
transistor by Tans et. al. in 1997 [7]. 
Semiconducting CNT are used as channel in 
field-effect transistors, which is the same role of 
silicon channel in MOSFET. The obvious reason 
of suitability of CNT for digital applications is 
not only of its small size but also due to its 
superior electrical characteristic such as 
resistance to electromigration and its ability to 
stand very high current density of up to 109 
A/cm2. The characteristics of CNT can be 
summarised in Table 1 below [8]. 
TABLE 1 
Electrical and mechanical properties of CNT 
Electrical 
conductivity 
Metallic or 
semiconducting 
Electrical transport Ballistic transport 
(no scattering) 
Energy gap Ee (eV) ~ 1/d (nm) 
Maximum current 
density 
~10 1 U AW 
Thermal conductivity 6000 W/km 
Diameter 1-100 nm 
Length Up to millimetres 
Gravimetric surface > 1500 m7g 
E-modulus 1000 GPa 
Since the first experiment of CNFET by Tans 
et. al. in 1997, the investigation of characteristics 
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of CNFET has evolved tremendously in order to 
measure its performance. One of the 
characteristic of CNT that contribute to high-
performance of CNFET is the one-dimensional 
carrier transport [6]. This type of transport helps 
to suppress the scattering effect in CNT and thus 
promotes ballistic transport in transistor channel. 
This characteristic makes CNFET as a ballistic 
device, which is suitable for high-performance 
circuit design. This paper investigates the I-V 
characteristics of CNFET through simulation and 
then compares its performance with MOSFET. 
N. BALLISTIC CNFET 
A. Theory of Ballistic CNFET 
The structure of CNFET is almost the same as 
silicon MOSFET where there are source and 
drain terminals attached to either ends of CNT, 
and gate terminals that attached on the CNT with 
the CNT itself acts as transistor channel. The 
CNFET structure has evolved from back-gated 
structure [9], to top-gated structure [6], and 
recently vertical structure [10] has been 
introduced. This progress shows that the 
performance of CNFET has been improved 
continuously over the years. Besides, this 
progress is driven by the interest in replacing 
MOSFET as the heart of digital applications in 
the future. 
Basically, there are two types of CNFET that 
is being under research; Schottky-barrier CNFET 
(SB-CNFET) and MOSFET-like CNFET. SB-
MOSFET, as shown in Fig. 1(a), has structure of 
source and drain terminals made of metal 
attached to CNT, and this device works on the 
principle of direct tunnelling through the 
Schottky barrier at source-channel junction [11], 
[12]. The gate voltage determines the barrier 
width and thus it controls the trans-conductance 
of the device. The second type of MOSFET is 
known as MOSFET-like CNFET since the 
structure resembles the structure of MOSFET 
with heavily-doped source and drain terminals as 
shown in Fig. 1(b). This device operates on the 
principle of modulating the barrier height with 
respect to gate voltage. Gate voltage determines 
the charge induced in the channel and thus has 
total control on drain current. The MOSFET-like 
device can reach the near ballistic limit operation 
as shown by Guo et. al. [13]. 
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Fig. 1 (a) Diagram of SB-CNFET, 
(b) Diagram of MOSFET-like CNFET 
In this paper, the MOSFET-like CNFET is 
taken as model for simulation for ballistic 
transport in CNFET. This model is used to define 
the I-V characteristic of ballistic CNFET and a 
performance comparison with MOSFET will be 
made based on the I-V characteristic. 
B. Simulation model of Ballistic CNFET 
The simulation model used in this paper is 
based on the model that is described below [14]. 
The gate voltage, VG, induces the charge in the 
channel and to control Ihe top of energy band 
between source and drain. Current flow from 
source to drain is made possible by lowering 
source-drain barrier. The current can be 
calculated at the top of the barrier since the 
current is the same throughout the channel. At 
top of the barrier, electrons coming from source 
fill up the +k states whereas electrons from drain 
fill up the -k states, as depicted in Fig. 2. 
Elk) 
Er; • qV;; , \ 
Fig. 2 Illustration of electrons filling up k-states 
at the top of barrier 
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The model for ballistic CNFET consists of 
three capacitors, which represented three 
terminals on potentials at top of barrier. As 
shown in Fig. 3, the shaded region indicates 
mobile charge at top of the barrier. The mobile 
charge is determined by the local density of 
states at top of the barrier, location of source and 
drain levels, EFt and EF2, and self-consistent 
potential at top of the barrier, Uscf. 
Fig. 3 The model for ballistic CNFET 
The computation steps based on surface 
potential-based model [14] is as follows: 
i) Consider a value of VG> VD, Vs and EF!. For 
simplicity, Vs is grounded as potential reference. 
ii) Compute the total charge on nanotube 
channel. The charge at top of the barrier 
contributed from source and drain are given as 
EF1) dE (1) 
EF2)dE (2) 
where N, represents positive velocity states filled 
by source and N2 represents negative velocity 
states filling by drain, EFi(F2> is the source (drain) 
Fermi level, f(E) is the probability that a state 
with energy E is occupied, D(E) is the nanotube 
density of states (DOS) at top of the barrier and 
Usqf is self-consistent potential at the top of the 
barrier. 
For simplicity, assume source Fermi level as the 
reference, thus EFt = 0 and EF2 = - ? V D S where q 
is electronic charge. 
iii) Usqf must be evaluated in order to solve for 
charge density at top of the barrier. USCf can be 
solved by using superposition. First, Laplace 
potential is calculated using 
U,= - q(a<NG + aDVD + asVs) (3) 
•» ^ C ^ n ^ 9 where aG = aD = - f - , as = — Cs C j. c2 
Next, potential due to mobile charge is computed 
as 
Up=^-(N,+ N2)-N0 (4) 
CO 
where N0 = J D(E)f(E - EF)dE 
- c o 
Finally, Uscf is found by adding both equations 
(3) and (4) 
Uscf= U, + Ur 
2 
= -q(aGVG+aDVD+asVs)+ (N,+ NJ-No (5) 
iv) Drain current is computed by using the 
formula 
ID [ln(l+exp(£,/- Uscf)) h 
-ln(l+exp{EF2-UsM (6) 
where kB is Boltzman constant, T is operating 
temperature and h is Planck's constant. 
(v) By repeating step (i)-(iv) f°r a set of (VG, VD) 
points, the ID(VG, Vd) characteristics can be 
determined. 
III. SIMULATION RESULT AND ANALYSIS 
Simulation model described in the previous 
section is implemented using MATLAB in order 
to observe the I-V characteristic of CNFET. Fig. 
4(a) shows the Ip-VD curve and Fig. 4(b) 
illustrates the ID-VG curve characteristics for n-
type CNFET. 
The result obtained is based on lnm diameter 
of CNT and the oxide thickness is 1.5nm. In 
Figure 4(a), at any given gate voltage, the drain 
current saturates as the drain voltage gets larger. 
The drain current shown in Figure 4(a) saturates 
when the drain voltage is large since the negative 
instates is not occupied. 
- 2® J f(E • u. 
- 0 0 
N 2 = m ) f ( E + U i 
— O0 
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Graph lD vs VQ for different VG 
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Fig. 4 (a) Plot of ID VS. Vd for different VG 
(b) Plot of ID VS. Vg for different VD 
In order to evaluate the performance of 
CNFET in digital electronic system, it is crucial 
to compare them with silicon MOSFET. It is 
more appropriate to compare both devices in 
terms of quantity that is dimensionless or with 
the same dimension. In this case, on-off current 
ratio at specified bias is taken as the yardstick to 
compare the performance between CNFET and 
MOSFET. 
For CNFET, the on-current at 0.6VD as 
depicted in Figure 4(a) is 11 (liA and from Figure 
4(b), log is about 4x10"5 nA. Thus, the W W = 
2.75xl05, which is comparable to lOnm ballistic 
double-gate MOSFET as reported in [14] (I„n = 
1400fiA/|im and W = 5 x l O " 3 n A / j i m a t o.6VD, 
W W = 2.8x10s). CNFET has lower on-off 
current ratio compared to silicon MOSFET 
because at 0.6V, the charge only occupies the 
first subband in nanotube band structure. Hence, 
based on this comparison, CNFET shows no 
clear advantage over silicon MOSFET, in 
particular for low-voltage application, although 
previous work on CNFET had proved better 
performance of CNFET [15], [16]. The result 
presented in this paper only show that CNFET 
performance is on a par with silicon MOSFET. 
RV. CONCLUSION 
This paper investigates the I-V characteristics 
of ballistic CNFET by means of simulation 
approach. The model used for simulation in this 
paper is a simple analytical model as described 
by Rahman et. al. [14], The result obtained in the 
simulation is then used to compare the 
performance between CNFET and MOSFET. 
This analysis is important to gauge the 
performance of CNFET for future digital 
application given its small size. It is found that 
from the I-V characteristics, this device is 
comparable to MOSFET in terms of on-off 
current ratio produced at a specified bias voltage. 
Although the result shows that CNFET is 
comparable to silicon MOSFET, better 
performances of CNFET have been reported in 
previous work. Its performance can be improved 
further since more research is still going on to 
improve CNFET's capability. Thus, it is possible 
for CNFET to be widely used in digital 
electronic application in future. 
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